Regviz

Canaan Inc. /K210 /SYSCTL /peri

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as peri

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Canaan Inc./K210/SYSCTL/peri#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (timer0_pause)timer0_pause 0 (timer1_pause)timer1_pause 0 (timer2_pause)timer2_pause 0 (timer3_pause)timer3_pause 0 (timer4_pause)timer4_pause 0 (timer5_pause)timer5_pause 0 (timer6_pause)timer6_pause 0 (timer7_pause)timer7_pause 0 (timer8_pause)timer8_pause 0 (timer9_pause)timer9_pause 0 (timer10_pause)timer10_pause 0 (timer11_pause)timer11_pause 0 (spi0_xip_en)spi0_xip_en 0 (spi1_xip_en)spi1_xip_en 0 (spi2_xip_en)spi2_xip_en 0 (spi3_xip_en)spi3_xip_en 0 (spi0_clk_bypass)spi0_clk_bypass 0 (spi1_clk_bypass)spi1_clk_bypass 0 (spi2_clk_bypass)spi2_clk_bypass 0 (i2s0_clk_bypass)i2s0_clk_bypass 0 (i2s1_clk_bypass)i2s1_clk_bypass 0 (i2s2_clk_bypass)i2s2_clk_bypass 0 (jtag_clk_bypass)jtag_clk_bypass 0 (dvp_clk_bypass)dvp_clk_bypass 0 (debug_clk_bypass)debug_clk_bypass

Description

Peripheral controller

Fields

timer0_pause
timer1_pause
timer2_pause
timer3_pause
timer4_pause
timer5_pause
timer6_pause
timer7_pause
timer8_pause
timer9_pause
timer10_pause
timer11_pause
spi0_xip_en
spi1_xip_en
spi2_xip_en
spi3_xip_en
spi0_clk_bypass
spi1_clk_bypass
spi2_clk_bypass
i2s0_clk_bypass
i2s1_clk_bypass
i2s2_clk_bypass
jtag_clk_bypass
dvp_clk_bypass
debug_clk_bypass

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data